In this work, we present multi-channel tri-gate AlGaN/GaN metal-oxide-semiconductor high-electron-mobility transistors (MOSHEMTs) for high-voltage applications. A heterostructure with multiple AlGaN/GaN layers was used to form five parallel two-dimensional-electron-gas (2DEG) channels to reduce the ON-resistance (R ON ), simultaneously modulated by the 3-dimensional trigate electrodes. The tri-gate is a unique technology to control the multi-channels, providing enhanced electrostatics and device performance, and, in turn, the multi-channels are exceptionally suited to address the degradation in drain current (I D,max ) caused by the tri-gate. With a tri-gate width (w) of 100 nm, normally-on multi-channel tri-gate transistors presented 3Â-higher maximum drain current (I D,max ), 47%-smaller R ON , as well as 79%-higher maximum transconductance (g m,max ), as compared to counterpart single-channel devices. Using the channel depletion through the tri-gate sidewalls, normally-off operation was also achieved by reducing w below the sidewall depletion width (w dep ), resulting in a positive threshold voltage (V TH ) of 0.82 V at 1 lA/mm. The devices presented a high breakdown voltage (V BR ) of 715 V, which reveals a promising future platform for high-voltage low-R ON GaN transistors. Published by AIP Publishing. https://doi.org/10.1063/1.5064407
The exceptional properties of GaN heterostructures have led to the development of AlGaN/GaN high electron mobility transistors (HEMTs), demonstrating outstanding potential for high-voltage applications. [1] [2] [3] [4] [5] Nevertheless, the performance of current GaN HEMTs is still far below the prospect promised by this material. Further improvements require a significant reduction in R ON , increase in V BR , while maintaining good performance at high switching frequencies.
Among these factors, R ON is intrinsically determined by the electric conductivity of the two-dimensional-electron-gas (2DEG) channel at the AlGaN/GaN interface, given by the product of its sheet carrier concentration (N s ) and mobility (l). High-Al-content barrier materials have been intensively explored to increase the N s , which however results in a reduced l in addition to a more challenging epitaxial growth. [6] [7] [8] [9] Moreover, the increased N s yields a more negative V TH and makes it much more difficult to achieve normally-off operation.
To address these challenges, we present here multi-channel tri-gate metal-oxide-semiconductor high-electron-mobility transistors (MOSHEMTs) [ Fig. 1(a) ]. This unique architecture offers smaller R ON , due to the large N s and high l in the multichannels, [10] [11] [12] and superior gate control with the 3-dimensional tri-gate structure [ Fig. 1(b) ], integrating multiple parallel transistors in a given footprint for enhanced performance and reduced substrate cost [ Fig. 1(c)] . Here, we demonstrate these devices [ Fig. 1(d) ] using a five-channel AlGaN/GaN-on-Si heterostructure, investigate the impact of tri-gate geometry on the device performance, and present multi-channel tri-gate devices with high breakdown voltage and low R ON . The multi-channel AlGaN/GaN-on-Si heterostructure in this work consisted of 5 parallel 2DEG channels, formed by a 10 nm-thick AlGaN barrier, a 1 nm-thick AlN spacer, and a 10 nm-thick GaN channel layers. The barrier layer was partially doped with Si at 5 Â 10 18 cm À 3 [ Fig. 1 . A small effective resistivity (q eff ) of 2.4 mX cm was obtained, comparable to other literature results, [13] [14] [15] [16] [17] [18] [19] but with a small total thickness (t tot ) and higher l (Fig. 2) . Small q eff and high l are crucial to reduce R ON , and a thin t tot facilitates electrostatic gate control and device fabrication (the etching of high-aspect ratio fins and the formation of electrodes around them can be challenging).
The device fabrication started with e-beam lithography to define the fins, which were etched by Ar/Cl 2 -based inductively coupled plasma (ICP) with a depth of 200 nm. The fins in the tri-gate region had different w, spacings (s), filling factors (FF), and lengths (l), while the fins in ohmic regions had w and s of 500 nm to contact the multi-channels. Then, an ohmic stack of Ti/Al/Ti/Ni/Au was formed in source and drain regions by ebeam evaporation and a lift-off process, followed by rapid thermal annealing at 800 C in nitrogen. 25 nm of SiO 2 was deposited by atomic layer deposition (ALD) at 300 C as the gate dielectric, which was selectively removed by diluted HF (1%) in ohmic regions to expose the source and drain contacts. Finally, the gate was formed using Ni/Au. All current values in this work were normalized by the width of device footprint, unless specified, and the standard deviation was determined from measurements of about 12 devices of each type.
Tri-gates are uniquely suited to control the multichannels. To illustrate this, we fabricated multi-channel trigate transistors with different w but with a long fixed l of 50 lm, which diminished the impact from access and ohmic regions on the extracted device characteristics. Here, the I D and g m were normalized by the total width of the long fins, which in this case dominated the device characteristics. More details about these devices can be found in the caption of Fig. 3 as well as Table I . The MOS channels at trenches were not considered since the measurements were conducted with V G below the V TH of the MOS channel, which was $ 2 V for our oxides and fabrication process, 22 and the conductivity of the MOS channel is much smaller than that of the 2DEG channels. 22 Figure 3(a) shows the impact of reducing w on the transfer characteristics of the devices. Conventional planar gates are not suited to electrostatically control the multi-channel structure, which is indicated by their large V TH of À 22.3 6 0.2 V (at 1 lA/mm), poor subthreshold swing (SS) of 167 6 16 mV/dec, and small g m,max of 1.63 6 0.04 mS/mm. The large jV TH j is caused by the large gate-to-channel distance and the screening effect that shields a lower channel from the gate control unless its upper channel is depleted. The small g m,max and the large SS indicate that control of the multi-channels is not simultaneous. The tri-gate addresses this issue by providing additional electrostatic control from its sidewall portions, which can be enhanced by reducing w, [23] [24] [25] leading to much improved V TH and SS [ Fig. 3(b) ]. At w of 40 nm, the channel control is dominated by the sidewalls over the top gate, resulting in small V TH of À 0.08 6 0.04 V and improved SS of 101 6 12 mV/dec. The multi-channels are also modulated simultaneously by the trigate, as revealed by the g m -V G characteristics [ Fig. 3(c) ]. In transistors with planar gates or wide tri-gates (w > 200 nm), the g m shows clearly five separate peaks, caused by the successive turn on of each of the five channels [inset in Fig. 3(c) ]. By reducing w, these peaks merge and their full width at half maximum (FWHM) is reduced, forming finally a single sharp peak at w of 40 nm with high g m,max of 29.5 6 3.6 mS/mm. This is because the V TH of each parallel channel is mainly determined by the sidewall control. Thus all channels turn on simultaneously. The enhanced electrostatic control is due to the increased gate capacitance (C G ) and reduced N s with narrowing tri-gates [ Fig. 3(d) ]. Such an increase in C G does not necessarily degrade the transistor frequency performance. An optimized w of 100 nm for multi-channel tri-gate devices led to similar R ON ÁQ G product (15.6 6 0.05 X nC) and twice the g m,max /C G value (32.1 6 0.3 MHz) as compared with planar-gate devices (16.2 6 1.77 X nC and 16.1 6 0.04 MHz), suggesting an enhanced frequency performance [ Fig. 3(e) ].
While tri-gates are uniquely adapted to control the multi-channels, the multi-channel structure is exceptionally suited to address the degraded I D,max caused by the tri-gate. As shown in Fig. 4(a) , I D,max was greatly reduced by 17% in single-channel devices even at a large w of 1 lm, and such reduction further increased to 41% as w was reduced to 100 nm. In contrast, the I D,max in multi-channel devices reduced only by 6% at w of 1 lm, and remained constant until w of 150 nm. At w of 100 nm, the reduction in the I D,max in multi-channel devices was as small as 12%, much smaller than that in single-channel devices. This is because the multi-channel structure mitigates greatly the electronelectron and sidewall scatterings in tri-gate (MOS)HEMTs. In single-channel devices, electrons populate only one channel, resulting in a high electron density. In addition to a more pronounced electron-electron scattering, this reduces the effective distance between electrons and sidewalls, causing more sidewall scattering. Hence, I D,max degrades rapidly with narrower fins. The multi-channel structure addresses this issue by better distributing electrons in multiple parallel channels, instead of only one, reducing the carrier density per channel and the effective distance between electrons and sidewalls, and thus mitigating the degradation and widthdependence of I D,max . This explanation is further supported by the dependence of I D,max on l [ Fig. 4(b) ]. Single-channel devices presented much larger and quicker degradation in TABLE I. Tri-gate geometry and device characteristics for the 50 lm-long multi-channel tri-gate transistors presented in Fig. 3 . The N s here was normalized by the top surface area of the fins.
Number of fins
Total width of fins (lm) I D,max as l was increased, than in multi-channel devices, indicating the higher electron velocity in multi-channel devices due to the reduced scattering. Based on these optimizations, we designed multichannel tri-gate GaN MOSHEMTs for high voltage applications. The L GD was 10 lm to sustain high voltages, and l was 700 nm to decrease the area of etched regions on the 2DEG and reduce R ON . The fins were 100 nm-wide, along with s of 100 nm and FF of 50%. The gate metal was 2.5 lm long, covering all the fins, and extended 0.5 lm and 1.3 lm towards the source and drain electrodes, respectively. Single-channel planar-gate and tri-gate GaN MOSHEMTs with similar dimensions were taken as the reference, based on a 20 nm-thick Al 0.25 GaN barrier layer, which is a typical structure used for GaN power transistors.
The multi-channel tri-gate transistors presented significantly enhanced performance as compared with conventional single-channel tri-gate transistors. As shown in Fig. 5(a) , the multi-channel tri-gate architecture reduced the R ON from 11.2 XÁmm to 6.0 XÁmm, and greatly increased the I D,max by more than 3.1-fold, from 252 mA/mm to 797 mA/mm [all these measurements for both kinds of devices were normalized by the width of device footprint (60 lm)]. These results are remarkable since they indicate that the multi-channel trigate technology can lower the conduction losses of the transistor for a given device footprint, or equivalently, deliver a given current rating in a smaller device footprint, both of which are highly beneficial for efficient power transistors.
In addition, the multi-channel tri-gate architecture also addresses the degradation in ON-state performance in singlechannel tri-gate transistors [ Fig. 5(a) ], such as the large R ON and significantly diminished I D,max as compared to planargate transistors, which is mainly due to narrower effective channels, strain relaxation, and additional spreading resistance. [26] [27] [28] The multi-channel tri-gate architecture overcomes these issues thanks to the highly conductive parallel multi-channels with fewer carriers per channel. Compared with single-channel planar-gate transistors, R ON was reduced by 38% and I D,max was increased by 41% in the multichannel tri-gate transistor, despite the 50% reduction in the effective channel width (FF ¼ 50%).
The multi-channel tri-gate improves not only the output characteristics but also the transfer characteristics of the devices [ Fig. 5(b) ]. Compared to single-channel planar-gate devices, the V TH in the multi-channel tri-gate transistor was reduced from À 7.6 V to À 3.6 V, and g m,max was enhanced by 2.4-fold, from 66.1 mS/mm to 156.6 mS/mm in the multichannel tri-gate devices. The ON-state drain current (I ON ) was increased and the OFF-state (I OFF ) was diminished, resulting in a higher on/off ratio over 10 10 .
The multi-channel tri-gate architecture also provides a promising platform to achieve normally-off operation [ Fig.  5(c) ]. While typical methods developed for normally-off single-channel GaN transistors such as gate recess 29 or pGaN 30 may not deplete all embedded channels, the tri-gate offers a unique opportunity to use the sidewall-depletion effect 31 to deplete the multi-channels and achieve normallyoff operation. The sidewall-depletion effect originates from surfaces states at fin sidewalls, the large work function of the gate metals, and the elastic deformation of the fins that causes more strain relaxation in the AlGaN/GaN heterostructure near the sidewalls, depleting the 2DEG in a certain width from the two sidewalls towards the center of the fin. When w is equal to or smaller than the (w dep ), 2DEG in the multi-channel fins will be depleted and normally-off operation can thus be achieved. As shown in Fig. 5(c) , by reducing w to 20 nm (s ¼ 180 nm), the 2DEG in the multi-channel fins was depleted and a positive V TH of 0.82 V at 1 lA/mm was, along with I OFF of only 12 pA/mm at V G ¼ 0 V, indicating excellent normally-off behavior. In addition, in this work we found that the w dep was 20 nm and 24 nm for l of 700 nm and 1.5 lm, respectively [inset in Fig. 5(c) ], which agrees well with other reports in the literature. 32 The larger w dep for l of 1.5 lm is likely due to the greater strain relaxation within longer fins.
Despite the 3D nature of tri-gates, which leads to an increased surface area compared to conventional planar gates, the multi-channel tri-gate transistors showed very small gate leakage current of only about 0.2 nA/mm even at a high drain bias of 700 V when the transistors were in OFF state [ Fig. 5(d) ]. The devices presented a high hard breakdown (V BR ) of 715 V, indicating the potential of the proposed technology for high-voltage applications.
In conclusion, we demonstrated high-voltage multichannel tri-gate GaN MOSHEMTs in this work, based on a unique combination of multi-channel AlGaN/GaN heterostructures and tri-gate electrodes. A significant reduction in R ON and enhancement of g m,max were demonstrated in normally-on devices. Normally-off operation was also achieved by sidewall-depletion effect, presenting a positive V TH of 0.82 V at 1 lA/mm and a high V BR of 715 V. These results unveil a promising pathway for future efficient GaN power transistors with much reduced R ON . 
